

# Computer Systems

*Concepts & Design*



**Glenn A. Gibson**

# Contents

**Preface** xiii

**Acknowledgments** xvii

**1 Introduction** 1

1-1 **Computers and Their Applications** 2

1-1-1 Hardware 5

1-1-2 Software 10

1-2 **About This Book** 12

**2 Data Representations** 16

2-1 **Text Data Types** 18

2-2 **Numeric Data Types** 20

2-2-1 Non-negative Integers 21

2-2-2 Signed Integers 24

2-2-3 Range and Scaling 34

2-2-4 Real Numbers 36

2-2-5 Expression Evaluation 43

2-3 **Design Remarks** 47

References 47

Exercises 48

**3 Computer Circuits** 51

3-1 **Electrical Properties** 52

3-1-1 Circuit Effects on Timing 52

3-1-2 Power Considerations 54

<b>3-2</b>	<b>Combinational Logic Implementations</b>	<b>57</b>
<b>3-3</b>	<b>Important Combinational Circuits</b>	<b>64</b>
3-3-1	Multiplexers and Demultiplexers	64
3-3-2	Comparators	66
3-3-3	Adders and Subtractors	69
3-3-4	Multipliers	74
3-3-5	Parity Generation and Detection	75
<b>3-4</b>	<b>Important Sequential Circuits</b>	<b>77</b>
3-4-1	Counters and Frequency Dividers	77
3-4-2	Registers	80
3-4-3	Serial Adders and Subtractors	82
3-4-4	Multipliers and Dividers	85
<b>3-5</b>	<b>Link Connections</b>	<b>87</b>
<b>3-6</b>	<b>Integrated Circuits and Technologies</b>	<b>91</b>
<b>3-7</b>	<b>Design Remarks</b>	<b>92</b>
	References	94
	Exercises	95

#### **4 Fundamental Computer Operations 98**

<b>4-1</b>	<b>Machine Language Instructions</b>	<b>102</b>
4-1-1	Instruction Types and Formats	103
4-1-2	Operation Codes	105
4-1-3	Operand Fields and Addressing Modes	107
4-1-4	Instruction and Instruction Set Design	112
4-1-5	Condition Flags and the PSW	117
<b>4-2</b>	<b>Assembler Language Instructions</b>	<b>119</b>
4-2-1	Transfer Instructions	122
4-2-2	Arithmetic Instructions	124
4-2-3	Branch Instructions	129
4-2-4	Looping	132
4-2-5	Logical Instructions	136
4-2-6	Shift and Rotate Instructions	138
4-2-7	PSW Instructions	141
<b>4-3</b>	<b>Stacks</b>	<b>142</b>
<b>4-4</b>	<b>Procedures</b>	<b>145</b>
4-4-1	Calls and Returns	146
4-4-2	Parameter Passing and Side Effects	149
<b>4-5</b>	<b>Macros</b>	<b>157</b>
<b>4-6</b>	<b>Instruction Execution Time</b>	<b>159</b>
<b>4-7</b>	<b>Design Remarks</b>	<b>161</b>
	References	162
	Exercises	163

#### **5 Program Creation 169**

<b>5-1</b>	<b>Assemblers</b>	<b>170</b>
------------	-------------------	------------

5-1-1	Data-related Directives	171
5-1-2	The Assembly Process	177
<b>5-2</b>	<b>Compilers</b>	<b>184</b>
<b>5-3</b>	<b>Linking and Address Adjustment</b>	<b>191</b>
<b>5-4</b>	<b>Loading and Address Adjustment</b>	<b>195</b>
<b>5-5</b>	<b>Design Remarks</b>	<b>196</b>
	<b>References</b>	<b>197</b>
	<b>Exercises</b>	<b>198</b>

## **6 Input/Output Programming 200**

<b>6-1</b>	<b>Programmed I/O</b>	<b>202</b>
<b>6-2</b>	<b>Interrupt I/O</b>	<b>207</b>
6-2-1	The Interrupt Process	208
6-2-2	Interrupt Masking	210
6-2-3	Interrupt Example	211
6-2-4	Interrupt Management	214
<b>6-3</b>	<b>Direct Memory Access</b>	<b>220</b>
6-3-1	Programming Block Transfers	221
6-3-2	Double and Triple Buffering	224
6-3-3	Multichannel Controllers	224
<b>6-4</b>	<b>I/O Elements</b>	<b>227</b>
6-4-1	Keyboards and Monitors	227
6-4-2	Printers and Plotters	231
6-4-3	Timer/Event Counters	232
6-4-4	A/D and D/A Converters	234
<b>6-5</b>	<b>Design Remarks</b>	<b>236</b>
	<b>References</b>	<b>239</b>
	<b>Exercises</b>	<b>239</b>

## **7 Processing Elements 243**

<b>7-1</b>	<b>Macroinstruction Execution</b>	<b>246</b>
<b>7-2</b>	<b>Internal Bus Transfers</b>	<b>249</b>
<b>7-3</b>	<b>Detailed Internal Architecture Example</b>	<b>252</b>
7-3-1	Macroinstruction Execution	253
7-3-2	ALU and PSW Design	257
7-3-3	BCL Logic	261
7-3-4	Control Bus	261
<b>7-4</b>	<b>Microcontrol</b>	<b>265</b>
7-4-1	Hardwired Control	265
7-4-2	Microprogrammed Control	271
<b>7-5</b>	<b>Reduced Instruction Set Computers</b>	<b>283</b>
<b>7-6</b>	<b>Packaging</b>	<b>285</b>
<b>7-7</b>	<b>Other Design Remarks</b>	<b>288</b>
	<b>References</b>	<b>291</b>
	<b>Exercises</b>	<b>291</b>

## **8 Links and Interfaces 294**

### **8-1 System Buses 296**

### **8-2 Interfaces 300**

#### **8-2-1 Bus Control Logic 301**

#### **8-2-2 Link to Link Interfaces 310**

### **8-3 Data Links 320**

#### **8-3-1 Signal Formats 322**

#### **8-3-2 Local Data Links 326**

#### **8-3-3 Data Link Standards 327**

#### **8-3-4 Packets 330**

### **8-4 Summary 332**

#### **References 333**

#### **Exercises 334**

## **9 Memory Hierarchy 337**

### **9-1 Mass Storage 339**

#### **9-1-1 Magnetic Tape Units 340**

#### **9-1-2 Movable Head Disk and Diskette Units 345**

#### **9-1-3 Fixed Head Disks and Drums 350**

#### **9-1-4 Magnetic Bubble Memory 351**

### **9-2 Main Memory 352**

#### **9-2-1 Static RAM 358**

#### **9-2-2 Dynamic RAM 359**

#### **9-2-3 Read Only Memory 361**

#### **9-2-4 Memory IC Timing 363**

#### **9-2-5 Memory Module Interfacing 366**

### **9-3 Multiple-port Memory 369**

### **9-4 Cache Memory 371**

### **9-5 Hierarchy Design 380**

#### **References 383**

#### **Exercises 384**

## **10 Memory Management 388**

### **10-1 Mass Storage Management 389**

### **10-2 Main Memory Management 399**

### **10-3 Memory Management Hardware and Virtual Memory 405**

#### **10-3-1 Paging 407**

#### **10-3-2 Segmentation 413**

#### **10-3-3 Paging Versus Segmentation 416**

#### **10-3-4 Memory Management Remarks 417**

#### **References 419**

#### **Exercises 419**

## **11 Operating Systems 422**

### **11-1 Uniprogramming Systems 423**

#### **11-1-1 Memory and File Management 426**

11-1-2	Input/Output	427
11-1-3	Operating System Services	429
11-1-4	Systems Programs	429
11-1-5	Overlapping I/O and Processing	430
<b>11-2</b>	<b>Multiprogramming Systems</b>	<b>431</b>
<b>11-3</b>	<b>Organization of a Multiprogramming System</b>	<b>435</b>
11-3-1	Process Scheduling	435
11-3-2	Memory Management and Process Loading	438
11-3-3	I/O Handling	440
<b>11-4</b>	<b>Sharing Resources</b>	<b>443</b>
<b>11-5</b>	<b>Areas for Further Study</b>	<b>447</b>
	References	449
	Exercises	450
<b>12</b>	<b>Parallel Processing</b>	<b>452</b>
<b>12-1</b>	<b>Multiprocessing</b>	<b>454</b>
12-1-1	Bus Topologies	456
12-1-2	Non-bus Topologies	461
12-1-3	Synchronization and Resource Sharing	464
<b>12-2</b>	<b>Pipelining</b>	<b>469</b>
12-2-1	Pipeline Performance	472
12-2-2	Pipeline Design	476
<b>12-3</b>	<b>Vector and Matrix Processing</b>	<b>482</b>
12-3-1	Vector Addition	482
12-3-2	Summing Elements of a Vector	483
12-3-3	Inner Products	484
12-3-4	Matrix Operations	486
<b>12-4</b>	<b>High Performance Computing Summary</b>	<b>487</b>
	References	489
	Exercises	490
<b>Appendix A</b>	<b>Number Systems and Conversions</b>	<b>494</b>
	Exercises	498
<b>Appendix B</b>	<b>Logic Level Design</b>	<b>499</b>
B-1	Elementary Logic Gates	500
B-2	Combinational Logic Design	508
B-3	Elementary Sequential Circuits	522
B-3-1	Clocks	524
B-3-2	Monostable Multivibrators	524
B-3-3	Flip-flops	526
	References	532
	Exercises	532
<b>Appendix C</b>	<b>X16 Summary</b>	<b>537</b>
<b>Index</b>		<b>549</b>