Veuillez utiliser cette adresse pour citer ce document : https://di.univ-blida.dz/jspui/handle/123456789/11327
Affichage complet
Élément Dublin CoreValeurLangue
dc.contributor.authorAhmed shuaib, Abdurahman-
dc.date.accessioned2021-04-25T08:07:51Z-
dc.date.available2021-04-25T08:07:51Z-
dc.date.issued2019-
dc.identifier.urihttp://di.univ-blida.dz:8080/jspui/handle/123456789/11327-
dc.description621.926 ; 67 pfr_FR
dc.description.abstractThis thesis explores the design, implementation and performance of turbo codes by varying the frame length, the number of iterations and the decoding algorithm at the decoder. A turbo encoder consists of two Recursive Systematic Convolutional (RSC) encoders connected in parallel and separated by an interleaver. Its output consists of systematic bits (information bits) and the parity bits. During decoding, the decoder receives the codeword and computes the Log like Ratios (LLRs) using either log MAP or MAX log MAP algorithm. Iterative decoding is done on the decoded LLRs for better output. The comparison between the results of the two algorithms shows that log MAP algorithm gives better BER results but at the cost of the execution time while MAX log MAP gives slightly lower BER performance with reduced execution timefr_FR
dc.language.isofrfr_FR
dc.publisherUniv Blida1fr_FR
dc.subjectTurbo code, BER, Shannon, RSC, interleaver, parity bits, LLRs, iterativefr_FR
dc.titleSTUDY OF TURBOCODESPERFOMANCESfr_FR
Collection(s) :Mémoires de Master

Fichier(s) constituant ce document :
Fichier Description TailleFormat 
Untitled.pdf1,31 MBAdobe PDFVoir/Ouvrir


Tous les documents dans DSpace sont protégés par copyright, avec tous droits réservés.