


**FREE**  
CD-ROM INSIDE  
Includes MicroSim™ PSpice® Evaluation Version  
and PC Board Layout Using  
PADS-PERFORM

# Schematic Capture with **MicroSim™ PSpice®**

SECOND EDITION



MARC E. HERNITER

# Table of Contents

<b>1. EDITING A BASIC SCHEMATIC</b>	<b>1</b>
1.A. STARTING SCHEMATICS	1
1.B. PLACING PARTS	3
1.C. CORRECTING MISTAKES	14
1.D. CHANGING ATTRIBUTES	14
1.E. WIRING COMPONENTS	20
1.F. CORRECTING WIRING MISTAKES	27
1.G. GROUNDING YOUR CIRCUIT	27
1.H. SAVING YOUR SCHEMATIC	29
1.I. EDITING THE TITLE BLOCK	30
1.I.1. MODIFYING THE TITLE BLOCK IN THE CURRENT SCHEMATIC	30
1.I.2. PERMANENTLY CHANGING THE TITLE BLOCK	33
1.J. PRINTING YOUR SCHEMATIC	37
<b>2. DC NODAL ANALYSIS</b>	<b>47</b>
2.A. RESISTIVE CIRCUIT NODAL ANALYSIS	47
2.B. NODAL ANALYSIS WITH DEPENDENT SOURCES	55
2.C. TRANSISTOR BIAS POINT DETAIL	59
2.D. SUMMARY	61
<b>3. DC SWEEP</b>	<b>62</b>
3.A. BASIC DC ANALYSIS	62
3.B. DIODE DC VOLTAGE AND CURRENT	68
3.C. DIODE I-V CHARACTERISTIC	76
3.D. PARAMETRIC SWEEP – MAXIMUM POWER TRANSFER	80
3.E. DC TRANSFER CURVES	86
3.E.1. ZENER CLIPPING CIRCUIT	86
3.E.2. DC NESTED SWEEP – FAMILY OF TRANSFER CURVES	89
3.E.3. NMOS INVERTER TRANSFER CURVE	92
3.E.4. GOAL FUNCTIONS – INVERTER ANALYSIS	98
3.E.5. PARAMETRIC SWEEP – FAMILY OF TRANSFER CURVES	105
3.F. DC NESTED SWEEP – BJT CHARACTERISTIC CURVES	110
3.G. SUMMARY	114
<b>4. AC SWEEP</b>	<b>115</b>
4.A. MAGNITUDE AND PHASE (PHASORS) TEXT OUTPUT	115
4.B. MAGNITUDE AND PHASE (PHASORS) GRAPHICAL OUTPUT	121
4.C. BODE PLOTS	130
4.C.1. USING GOAL FUNCTIONS TO FIND THE UPPER 3 dB FREQUENCY.	133
4.D. AMPLIFIER GAIN ANALYSIS	137
4.E. OPERATIONAL AMPLIFIER GAIN	139
4.F. PARAMETRIC SWEEP – OPERATIONAL AMPLIFIER GAIN BANDWIDTH	142
4.G. PERFORMANCE ANALYSIS – OPERATIONAL AMPLIFIER GAIN BANDWIDTH	146
4.H. MUTUAL INDUCTANCE	151
4.I. MEASURING IMPEDANCE	155
4.I.1. IMPEDANCE MEASUREMENT OF A PASSIVE CIRCUIT	155
4.I.2. IMPEDANCE MEASUREMENT OF AN ACTIVE CIRCUIT	157
4.J. SUMMARY	161

<b>5. TRANSIENT ANALYSIS</b>	<b>162</b>
<b>5.A. INTRODUCTION</b>	<b>162</b>
5.A.1. SOURCES USED WITH THE TRANSIENT ANALYSIS	162
5.A.2. STEP CEILING	162
5.A.3. CONVERGENCE	165
<b>5.B. CAPACITOR CIRCUIT WITH INITIAL CONDITIONS</b>	<b>168</b>
5.B.1. NOTE ON INITIAL CONDITIONS	175
<b>5.C. INDUCTOR TRANSIENT RESPONSE</b>	<b>176</b>
<b>5.D. REGULATED DC POWER SUPPLY</b>	<b>179</b>
5.D.1. USING MARKERS TO PLOT TRACES	183
<b>5.E. ZENER CLIPPING CIRCUIT</b>	<b>187</b>
5.E.1. PLOTTING TRANSFER CURVES	189
<b>5.F. AMPLIFIER VOLTAGE SWING</b>	<b>191</b>
5.F.1. FOURIER ANALYSIS WITH PROBE	194
5.F.2. FOURIER ANALYSIS WITH PSpICE	199
<b>5.G. IDEAL OPERATION AMPLIFIER INTEGRATOR</b>	<b>202</b>
<b>5.H. MULTIPLE OPERATIONAL AMPLIFIER CIRCUIT</b>	<b>206</b>
<b>5.I. OPERATIONAL AMPLIFIER SCHMITT TRIGGER</b>	<b>208</b>
<b>5.J. PARAMETRIC SWEEP – INVERTER SWITCHING SPEED</b>	<b>212</b>
<b>5.K. PERFORMANCE ANALYSIS – INVERTER RISE TIME</b>	<b>219</b>
<b>5.L. STIMULUS EDITOR</b>	<b>224</b>
<b>5.M. SUMMARY</b>	<b>228</b>
<b>6. CREATING AND MODIFYING MODELS USING SCHEMATICS</b>	<b>229</b>
<b>6.A. CHANGING THE MODEL REFERENCE</b>	<b>230</b>
<b>6.B. CREATING NEW MODELS USING THE BREAKOUT PARTS</b>	<b>233</b>
<b>6.C. MODIFYING EXISTING MODELS</b>	<b>237</b>
<b>6.D. CHANGING THE LIBRARY PATH</b>	<b>239</b>
<b>6.E. COPYING SCHEMATICS TO NEW MACHINES</b>	<b>242</b>
<b>6.F. MODEL PARAMETERS FOR COMMONLY USED PARTS</b>	<b>242</b>
<b>6.G. SUMMARY</b>	<b>245</b>
<b>7. DIGITAL SIMULATIONS</b>	<b>246</b>
<b>7.A. DIGITAL SIGNAL SOURCES</b>	<b>246</b>
7.A.1. DIGITAL SIGNAL	246
7.A.2. DIGITAL CLOCK	248
7.A.3. DIGITAL STIMULUS PART (DIGSTIM)	250
<b>7.B. MIXED ANALOG AND DIGITAL SIMULATIONS</b>	<b>255</b>
<b>7.C. EFFECT OF NOT INITIALIZING FLIP-FLOPS</b>	<b>262</b>
7.C.1. START-UP CLEAR CIRCUIT	263
<b>7.D. PURE DIGITAL SIMULATIONS</b>	<b>266</b>
<b>7.E. GATE DELAYS</b>	<b>272</b>
<b>7.F. SUMMARY</b>	<b>273</b>
<b>8. MONTE CARLO ANALYSES</b>	<b>274</b>
<b>8.A. DEVICE MODELS</b>	<b>274</b>
8.A.1. UNIFORM DISTRIBUTION	274
8.A.2. GAUSSIAN DISTRIBUTION	275
<b>8.B. VOLTAGE DIVIDER ANALYSIS</b>	<b>275</b>
8.B.1. VOLTAGE DIVIDER MINIMUM AND MAXIMUM VOLTAGE GAIN	276
8.B.2. VOLTAGE DIVIDER MONTE CARLO ANALYSIS	280

Contents	xiii
8.B.2.a. Voltage Divider Gain Analysis with Uniform Tolerance Distribution	280
8.B.2.b. Voltage Divider Gain Analysis with Gaussian Tolerance Distribution	282
8.B.3. PERFORMANCE ANALYSIS - VOLTAGE DIVIDER GAIN SPREAD	284
8.B.4. VOLTAGE DIVIDER SUMMARY	288
<b>8.C. BJT MAXIMUM AND MINIMUM COLLECTOR CURRENT</b>	<b>288</b>
8.C.1. BJT MINIMUM $V_{CE}$	291
<b>8.D. BJT AMPLIFIER MINIMUM AND MAXIMUM GAIN</b>	<b>292</b>
<b>8.E. PERFORMANCE ANALYSIS - AMPLIFIER FREQUENCY RESPONSE</b>	<b>295</b>
<b>8.F. JFET MINIMUM AND MAXIMUM DRAIN CURRENT</b>	<b>301</b>
8.F.1. JFET MINIMUM BIAS DRAIN CURRENT	301
8.F.2. JFET MAXIMUM BIAS DRAIN CURRENT	304
<b>8.G. PERFORMANCE ANALYSIS - INVERTER SWITCHING SPEED</b>	<b>305</b>
<b>8.H. SUMMARY</b>	<b>313</b>
<b>9. PC BOARD LAYOUT WITH SCHEMATICS AND PADS-PERFORM</b>	<b>314</b>
<b>9.A. CREATING A LAYOUT NETLIST FROM SCHEMATICS</b>	<b>314</b>
9.A.1. SPECIFYING TRACK WIDTHS FOR THE PADS-PERFORM AUTOROUTER	320
<b>9.B. BOARD LAYOUT WITH PADS-PERFORM</b>	<b>322</b>
9.B.1. CREATING A BOARD OUTLINE	322
9.B.2. SAVING YOUR BOARD	327
9.B.3. READING AN ASCII NETLIST	329
9.B.4. ZOOMING IN AND OUT	330
9.B.5. AUTOMATIC PLACEMENT OF PARTS	333
9.B.6. MANUAL PLACEMENT OF PARTS	337
9.B.7. ALTERNATE PART DECALS	341
9.B.8. AUTOMATIC ROUTING	344
9.B.9. MANUAL ROUTING	350
9.B.10. MODIFYING TRACKS	356
9.B.11. ADDING PARTS USING THE ON THE FLY MENU	361
9.B.12. PLACING COPPER AREAS	366
9.B.13. CHANGING PAD SIZES	373
9.B.14. CHECKING A LAYOUT	375
9.B.15. PLACING TEXT ON THE BOARD	378
9.B.16. PRINTING YOUR BOARD	381
9.B.16.a. Producing Artwork for the Component Side	381
9.B.16.b. Producing Artwork for the Solder Side	384
9.B.16.c. Generating Artwork for the Silkscreen	384
<b>9.C. CHIPS WITH MULTIPLE GATES</b>	<b>385</b>
9.C.1. IC PACKAGES WITH MULTIPLE COPIES OF THE SAME PART	385
9.C.2. IC PACKAGES WITH DIFFERENT PARTS	386
<b>9.D. ADDING PARTS TO PADS-PERFORM AND SCHEMATICS</b>	<b>389</b>
9.D.1. CREATING A NEW PART DECAL IN PADS-PERFORM	389
9.D.2. CREATING A NEW PART IN SCHEMATICS	397
9.D.3. ADDING THE PART TO THE MODEL LIBRARIES	404
<b>A. INSTALLING SCHEMATICS VERSION 6.1 AND PADS-PERFORM</b>	<b>407</b>
<b>A.1. INSTALLING SCHEMATICS</b>	<b>407</b>
<b>A.2. INSTALLING PADS-PERFORM</b>	<b>416</b>
<b>A.3. INSTALLING THE LIBRARIES</b>	<b>418</b>
<b>A.4. COPYING THE CD-ROM FILES TO FLOPPY DISKS</b>	<b>419</b>
A.4.A. INSTALLING THE LIBRARIES FROM FLOPPY DISKS	420
<b>A.5. USING THE SCHEMATIC FILES THAT ACCOMPANY THE MANUAL</b>	<b>422</b>

<b>B. SCALE MULTIPLIERS FOR PSPICE AND SCHEMATICS</b>	<b>424</b>
<b>C. FUNCTIONS AVAILABLE WITH PROBE</b>	<b>425</b>
<b>D. SCHEMATIC ERRORS</b>	<b>426</b>
<b>E. PADS DECAL REFERENCE</b>	<b>431</b>
<b>F. LISTING OF CLASS.LIB LIBRARY</b>	<b>433</b>
<b>INDEX</b>	<b>441</b>