

**HIGHLY LINEAR
INTEGRATED
WIDEBAND AMPLIFIERS**

**Design and Analysis
Techniques for Frequencies
from Audio to RF**

Henrik Sjöland

**Kluwer Academic Publishers
Boston/Dordrecht/London**

Contents

List of Figures	ix
Preface	xiii
Acknowledgements	xv
1 Introduction	1
1.1 Wideband IF Amplifiers.....	3
1.2 RF Power Amplifiers	5
1.3 Audio Power Amplifiers	6
1.4 References.....	8
2 Integrated Transistors and Amplifiers	9
2.1 Integrated Analog Electronics in Short.....	9
2.2 Amplifiers in General.....	11
2.3 Transistors.....	14
2.3.1 MOS Transistors	14
2.3.1.1 Small Signal Model	16
2.3.1.2 Dynamic Effects and Noise	17
2.3.1.3 Short Channel Effects	19
2.3.2 Bipolar Transistors	21
2.4 References.....	24
3 Amplifier Linearization Techniques	25
3.1 Negative Feedback	26
3.2 Feed-Forward.....	27
3.3 Predistortion.....	29
3.4 Cancellation	31
3.5 References.....	33

4	Advanced Feedback Techniques	35
4.1	The Asymptotic-Gain Model	35
4.2	Stability	36
4.3	Phase-Compensation Techniques	39
4.4	Feedback Boosting	41
	4.4.1 The Topology	42
	4.4.2 Analysis	44
	4.4.3 Detailed Stability Analysis	46
	4.4.4 Experiment and Simulations	47
	4.4.5 Other Topologies	48
	4.4.6 Distortion Cancellation at Signal Frequencies	49
4.5	References	50
5	Output Stages	51
5.1	Classes of Operation	52
5.2	Low Voltage Output Stages	56
	5.2.1 CMOS Output Stages	57
	5.2.2 Bipolar Output Stages	60
5.3	References	62
6	Analysis and Measurement of Distortion	65
6.1	Computer Simulation of Distortion	65
6.2	Distortion Measurement	66
6.3	Intermodulation Distortion related to THD	67
	6.3.1 Models of the Nonlinear Amplifier	67
	6.3.2 Input Signals	69
	6.3.3 Static Distortion	72
	6.3.3.1 Static Clipping	72
	6.3.3.2 Static Distortion Before Clipping	73
	6.3.4 Dynamic Distortion	76
	6.3.4.1 Slew-Rate Clipping	77
	6.3.4.2 Dynamic Distortion Before Clipping	80
	6.3.5 The Method	81
	6.3.6 Example	81
	6.3.7 Numerical Experiments	82
	6.3.7.1 Static Nonlinearity Only	82
	6.3.7.2 Both Dynamic and Static Nonlinearity	83
6.4	References	85

7	Audio Power Amplifiers	87
7.1	Requirements of Audio Power Amplifiers.....	87
7.1.1	General Requirements.....	87
7.1.2	Special Requirements of Integrated Battery-Pow	88
7.2	Class of Operation.....	89
7.2.1	Class AB	89
7.2.2	Class S.....	89
7.3	CMOS vs. Bipolar.....	90
7.4	Two CMOS Class AB Designs	91
7.4.1	Output Stages	91
7.4.1.1	Output Stage with Blomley Topology	92
7.4.1.2	A Low Voltage Output Stage	94
7.4.2	Phase-Compensation	97
7.4.2.1	Phase-Compensation of the Blomley	97
7.4.2.2	Phase-Compensation of the Low Voltage... ..	99
7.4.3	Input Stages.....	101
7.4.3.1	Blomley Amplifier Input Stage.....	101
7.4.3.2	Low Voltage Input Stage	102
7.4.4	Simulation and Measurement Results.....	103
7.4.4.1	The Blomley Amplifier Results	103
7.4.4.2	The Low Voltage Amplifier Results	106
7.4.5	Layout and Chip Photos	109
7.5	References.....	111
8	Wideband IF Amplifiers	113
8.1	Performance Requirements.....	113
8.2	The Topology	114
8.3	Output Stages.....	115
8.3.1	CMOS Output Stages.....	116
8.3.2	Bipolar Output Stage.....	117
8.4	Input Stages.....	118
8.4.1	CMOS Input Stage.....	118
8.4.2	Bipolar Input Stage	119
8.5	Middle Stage	120
8.6	Common-Mode Feedback.....	121
8.7	Simulations and Measurements	122
8.7.1	Schematics	123
8.7.2	Results.....	125
8.8	Chip Photos.....	126
8.9	References.....	128

9	Inductorless RF CMOS Power Amplifiers	129
9.1	Requirements on RF Power Amplifiers	129
9.2	CMOS RF Power Amplifiers using Inductors	130
9.3	An Inductorless CMOS RF Power Amplifier	132
9.3.1	Amplifier Topology	132
9.3.2	Output Stage	133
9.3.3	Driver Stage	135
9.3.4	Input Stage	137
9.3.5	Simulations and Measurement Results	137
9.3.6	Conclusions	141
9.3.7	Layout and Chip Photo	142
9.4	References	143
10	Layout Aspects	145
10.1	Passive Devices	146
10.1.1	Resistors	146
10.1.2	Capacitors	148
10.1.3	Inductors	150
10.2	Active Devices	152
10.2.1	MOS Transistors	152
10.2.1.1	The Layers and Their Physical Corresp....	152
10.2.1.2	Layout for Low Noise	154
10.2.1.3	Layout for High Speed	154
10.2.1.4	Layout Techniques for Wide Transistors ..	155
10.2.1.5	High Current Layout	157
10.2.2	Bipolar Transistors	157
10.2.3	Matching of Transistors	158
10.3	References	159
	Index	161

List of Figures

1.1	The receiver side of a conventional base station	3
1.2	Base station with wideband IF amplifier	3
1.3	Example of channels with different power	4
1.4	Spectral widening disturbing adjacent channels	5
2.1	The output spectrum when the input is (a) a sinusoid	13
2.2	The intercept diagram showing 3rd order intercept and compress	13
2.3	Enhancement MOS transistor symbols (a) N (b) P	15
2.4	Simple small signal schematic of an MOS transistor	17
2.5	Velocity saturation	19
2.6	Effect of velocity saturation on f_t	20
2.7	Symbols for bipolar transistors (a) npn (b) pnp	21
2.8	A simple small-signal equivalent circuit of a bipolar transistor	23
3.1	The elementary feedback model	26
3.2	Basic feed-forward configuration	27
3.3	Feed-forward configuration with compensation for time-delays	28
3.4	(a) The principle of predistortion (b) An MOS current mirror	29
3.5	Predistortion based on model amplifier	30
3.6	(a) The principle of cancellation (b) A CMOS inverter	31
4.1	(a) Example of Nyquist diagram. (b) Enlarged view around	37
4.2	Example of Bode diagram. (a) Asymptotic (b) With gain and	38
4.3	Illustration of different phase-compensation methods	40
4.4	A three stage amplifier topology with double nested Miller	41
4.5	The basic inverting topology	42
4.6	The complete inverting topology	43
4.7	The boost in the feedback (extra loop gain)	45
4.8	Measured THD with and without feedback boosting	47
4.9	Simulated THD with and without feedback boosting	48
4.10	(a) A non-inverting topology (b) A floating negative resistance	49
5.1	The tail currents of the output stage	52
5.2	The tail currents vs. I_{out} for different classes of operation	53
5.3	Maximum efficiency for class B and push-pull class A vs. amplit	55
5.4	The connection of the output devices in a low voltage output stage	58
5.5	Example of ultimate low voltage push-pull output stage with	59
5.6	Example of low voltage topology with complementary amplifiers	59
5.7	Connection of the output devices in a low voltage bipolar amplifier	60
5.8	Example of low voltage bipolar output stage	60

5.9	Connection of output devices in an npn-only bipolar process	61
5.10	Example of npn-only push-pull stage	61
6.1	Static characteristic	68
6.2	The probability density function of a sinusoid with amplitude A	70
6.3	The probability density function of the Gaussian wideband signal ...	71
6.4	The spectral density of the wideband signal	71
6.5	THD/IM vs. A/σ and n	75
6.6	THD/IM vs. A and n when $A/\sigma = 2.5$	76
6.7	Slew-rate clipping scenario	78
6.8	Amplifier model for the numerical experiment	83
7.1	A simplified schematic of a class S output stage	89
7.2	The Blomley topology	92
7.3	Schematic of the Blomley output stage	93
7.4	The basic topology of the low voltage output stage	95
7.5	Different methods to establish V_{B2} and V_{B3}	96
7.6	Simplified frequency responses of (a) the output stage	97
7.7	The local feedback network of the output stage	98
7.8	The demanded gain and the open-loop gain of the output stage	99
7.9	The output stage with reversed nested Miller compensation	99
7.10	Voltage gain A and feedback factor β of the output stage	100
7.11	The input stage of the Blomley amplifier	101
7.12	The frequency response of the input stage	102
7.13	The low voltage input stage	102
7.14	Total schematic of the power amplifier with Blomley topology	104
7.15	Total schematic of the low voltage audio power amplifier	106
7.16	THD at 1kHz 8Ω vs output amplitude and supply voltage	107
7.17	THD vs. frequency at $1V_{pp}$ in 8Ω and 1.5V supply	108
7.18	Micrograph of the 8Ω amplifier with Blomley topology	110
7.19	Micrograph of the 1.5V audio power amplifier	110
8.1	Topology of the wideband IF amplifiers	115
8.2	The CMOS output stage	116
8.3	The CMOS output stage including bias circuit	117
8.4	The bipolar output stage	117
8.5	The CMOS input stage	118
8.6	Two different bipolar input stages	119
8.7	CMOS and bipolar middle stage	120
8.8	CMOS common-mode feedback circuit	121
8.9	Bipolar common-mode feedback circuit	122
8.10	The entire CMOS schematic with device parameters	123
8.11	The entire bipolar schematic with parameters	124
8.12	Microphotograph of the CMOS wideband IF amplifier	127
8.13	Microphotograph of the bipolar wideband IF amplifier	127

List of Figures

9.1	Topology of the inductorless CMOS RF power amplifier	132
9.2	Simplified schematic of the output stage	133
9.3	The 3rd order harmonic distortion vs. $V_{gs\text{eff}0}$ and V_{out}	135
9.4	The driver stage	136
9.5	The total schematic with device parameters	137
9.6	Simulated frequency response	138
9.7	Measured frequency response	139
9.8	Measured intercept diagrams	140
9.9	Measured power added efficiency (PAE)	141
9.10	Microphotograph of the RF power amplifier	142
10.1	Example of resistor layout	147
10.2	Layout of two matched resistors	148
10.3	Simple model of resistor with parasitic capacitance	148
10.4	Layout of two matched capacitors	149
10.5	Simple model of capacitor with parasitics	150
10.6	Layout of an integrated inductor	151
10.7	Simple NMOS transistor layout and the corresponding cross-se	153
10.8	Example of finger layout	155
10.9	Example of waffle-iron layout	156
10.10	High current MOS transistor in a process with two metal layers	158