
COMPUTER
ARCHITECTURE
SINGLE AND
PARALLEL SYSTEMS



MEHDI R. ZARGHAM

Contents

PREFACE XIX

CHAPTER 1 CLASSIFICATION OF DESIGNS 1

Introduction 1

Significant Historical Computers 1

Computer Generations 2

1.2 Taxonomies of Parallel Architectures 4

**1.3 Performance and Quality
Measurements 12**

1.4 Outline of the Following Chapters 14

References 15

Problems 16

CHAPTER 2 VON NEUMANN ARCHITECTURE 18

2.1	Introduction	18
2.2	Design of a Simple Microcomputer Using VHDL	20
2.3	Control Unit	27
	<i>Hardwired Control Unit</i>	27
	<i>Microprogrammed Control Unit</i>	32
	<i>Microinstruction Word Design</i>	33
2.4	Instruction Set Design	37
	<i>Size of Opcode</i>	37
	<i>Type of Operation</i>	38
	<i>Type of Operand Fields</i>	39
	Immediate Addressing	39
	Direct Addressing	39
	Indirect Addressing	39
	Displacement Addressing	40
	Stack Addressing	40
	<i>Number of Operands per Operation</i>	40
2.5	Arithmetic Logic Unit	43
	2.5.1 Addition	43
	<i>Full Adder</i>	43
	<i>Ripple Carry Adder</i>	44
	<i>Carry Lookahead Adder</i>	45
	<i>Carry Select Adder</i>	48
	<i>Carry Save Adder</i>	49
	<i>Binary-coded Decimal Number Addition</i>	49
	<i>Serial Adder</i>	51
	2.5.2 Multiplication	52
	<i>Shift-and-Add Multiplication</i>	53
	<i>Booth's Technique</i>	54
	<i>Array Multiplier</i>	57
	2.5.3 Floating-point Representation	61
	<i>Floating-point Addition</i>	63
	<i>Floating-point Multiplication</i>	65
2.6	Memory System Design	66

2.6.1	Memory Hierarchy	66
2.6.2	Memory Cell and Memory Unit	69
2.6.3	Interleaved Memory	71
2.6.4	Associative Memory	72
2.6.5	Cache Memory	74
	<i>Cache Operation</i>	76
	<i>Basic Cache Organization</i>	77
	Associative Mapping	77
	Direct Mapping	78
	Set-associative Mapping	80
	<i>Replacement Strategies</i>	81
	Random Replacement	82
	Least Frequently Used	82
	Least Recently Used	82
	<i>Example: i486 Microprocessor Cache Structure</i>	82
	<i>Cache Performance</i>	83
2.6.6	Virtual Memory	85
	<i>Paging</i>	85
	First In, First Out	88
	Least Recently Used	89
	<i>Segmentation</i>	89
	First Fit	90
	Best Fit	90
	Worst Fit	91
	<i>Example: i486 Microprocessor Addressing Mechanism</i>	91
2.7	Interrupts and Exceptions	93
	References	95
	Problems	97
CHAPTER 3	PIPELINING	102
3.1	Introduction	102
3.1.1	Pipeline Structure	102
3.1.2	Pipeline Performance Measures	103
3.1.3	Pipeline Types	105

3.2	Instruction Pipeline	106
3.2.1	Improving the Throughput of an Instruction Pipeline	108
	<i>The Fetching Problem</i>	108
	<i>The Bottleneck Problem</i>	109
	<i>The Issuing Problem</i>	109
	Structural Hazard	109
	Data Hazard	109
	Tomasulo's Method	113
	Scoreboard Method	115
	Control Hazard	117
	Branch Prediction	120
	Delayed Branching	123
	Multiple Prefetch	123
3.2.2	Further Throughput Improvement of an Instruction Pipeline	124
	<i>Superscalar</i>	124
	<i>Superpipeline</i>	124
	<i>Very Long Instruction Word (VLIW)</i>	125
3.3	Arithmetic Pipeline	125
3.4	Pipeline Control: Scheduling	128
	<i>Reservation Table</i>	128
	<i>Latency</i>	128
3.4.1	Scheduling Static Pipelines	129
	<i>Forbidden List</i>	129
	<i>Collision Vectors</i>	129
	<i>State Diagram</i>	129
	<i>Average Latency</i>	130
	<i>Minimum Average Latency</i>	130
3.4.2	Scheduling Dynamic Pipelines	131
	<i>Forbidden Lists</i>	131
	<i>Collision Vectors and Collision Matrices</i>	131
	<i>State Diagram</i>	132
3.4.3	Decreasing the MAL of a Pipeline Using Delay Insertion	133
	References	136
	Problems	137

CHAPTER 4	RISC VERSUS CISC ARCHITECTURE	139
4.1	Introduction	139
4.2	Causes for Increased Architectural Complexity	140
	<i>Support for High-level Languages</i>	140
	<i>Migration of Functions from Software into Hardware</i>	140
	<i>Upward Compatibility</i>	140
4.3	Why RISC	140
	<i>Effect of VLSI</i>	141
4.4	RISC Design versus CISC Design	145
4.5	Case Studies	145
4.5.1	Case Study I: Motorola 88110 Microprocessor	146
4.5.2	Case Study II: Intel Pentium Microprocessor	158
4.5.3	Case Study III: Alpha AXP Microprocessor	164
4.5.4	Case Study IV: PowerPC Microprocessor	172
4.5.5	Summary of the Case Studies	180
	References	181
	Problems	183
CHAPTER 5	INTERCONNECTION NETWORKS	184
5.1	Introduction	184
5.2	Network Topology	185
5.2.1	Static Networks	185
	<i>Shared Bus</i>	185
	<i>Linear Array</i>	186
	<i>Ring</i>	186

<i>Binary Tree</i>	186
<i>Fat Tree</i>	187
<i>Shuffle-Exchange</i>	188
<i>Two-Dimensional Mesh</i>	190
<i>n-Cube or Hypercube</i>	198
<i>n-Dimensional Mesh</i>	202
<i>k-Ary n-Cube</i>	204
<i>Routing in n-Dimensional Meshes and k-Ary n-Cubes</i>	204
Network Latency	207

5.2.2 Dynamic Networks 209

<i>Nonblocking Networks</i>	214
<i>Rearrangeable Networks</i>	216
Construction of Rearrangeable Networks	216
<i>Blocking Networks</i>	218
Multistage Cube Network	219
Omega Network	224

5.3 Interconnection Design Decisions 226

<i>Operation Mode</i>	226
<i>Switching Methodology</i>	226
<i>Network Topology</i>	226
<i>Control Strategy and Functional Characteristics of the Switch</i>	227

References 228

Problems 229

CHAPTER 6 MULTIPROCESSORS AND MULTICOMPUTERS 237

6.1 Introduction 237

6.2 Multiprocessors 239

6.2.1 Common Interconnection Networks

<i>Shared Bus</i>	240
<i>Multiple Bus</i>	242
<i>Crossbar Switch</i>	242
<i>Ring</i>	245

6.2.2 Cache Coherence Schemes 246

<i>Hardware-Based Schemes</i>	248
Snoopy Cache Protocol	248
Write-Invalidate Snoopy Cache Protocol	248
Write-Update Snoopy Cache Protocol	251
Directory Protocols	252
Centralized Directory Protocols	252
Distributed Directory Protocols	254
Software-based Schemes	257

6.3 Multicomputers 257

6.3.1 Common Interconnection Networks 258

<i>K-Ary n-Cubes and n-Dimensional Meshes</i>	258
<i>n-Cube Network (Hypercube)</i>	258
<i>n-Dimensional Mesh Network</i>	259
<i>Crossbar Network</i>	260
<i>Fat-tree Network</i>	261

6.4 Multiprocessors versus Multicomputers 263

6.5 Multi-Multiprocessors 263

References 267

Problems 269

CHAPTER 7 PARALLEL PROGRAMMING AND PARALLEL ALGORITHMS 272

7.1 Introduction 272

7.2 Programming Models 273

7.2.1 Parallel Programming on Multiprocessors 273

<i>Process Creation</i>	274
<i>Synchronization</i>	274
Lock and Unlock	275
Wait and Signal (or Increment and Decrement)	279
Fetch&Add	280
Barrier	281
Deadlock	283

7.2.2 Parallel Programming on Multicomputers 284

7.3	Parallel Computation	285
7.3.1	Partitioning	285
7.3.2	Assignment or Scheduling	287
7.4	Algorithm Structures	288
7.4.1	Synchronous Structure	288
7.4.2	Asynchronous Structure	290
7.4.3	Pipeline Structure	292
7.5	Data Parallel Algorithms	294
	<i>Elementwise Operations</i>	295
	<i>Broadcasting</i>	295
	<i>Reduction</i>	297
	<i>Parallel Prefix</i>	297
	<i>Permutation</i>	298
7.6	Analyzing Parallel Algorithms	300
7.6.1	Speedup	300
	<i>Cost</i>	302
7.6.2	Factors Affecting Speedup	303
	<i>Algorithm Penalty</i>	303
	<i>Concurrency</i>	303
	<i>Granularity</i>	303
7.7	Examples	304
7.7.1	Asynchronous Algorithms for Multiprocessors	304
	<i>Matrix Multiplication</i>	304
	<i>Quicksort</i>	305
	<i>Gaussian Elimination</i>	306
7.7.2	Synchronous Algorithms for Multicomputers	309
	<i>Matrix Multiplication</i>	309
	References	312
	Problems	313

CHAPTER 8 DATA FLOW AND SYSTOLIC ARRAY ARCHITECTURES 318

8.1 Introduction 318

8.2 Data Flow Architecture 318

8.2.1 Basic Structure of a Data Flow Computer 322

8.3 Systolic Arrays 324

8.3.1 Basic Terminology and Proposed Arrays of Processors 326

Hexagonal Array 327

Pipelined Array 329

Semibroadcast Array 329

Wavefront Array 330

Broadcast Array 331

8.3.2 Mapping Algorithm to Systolic Architecture 332

Steps of the Mapping Procedure 334

References 339

Problems 340

CHAPTER 9 FUTURE HORIZONS FOR ARCHITECTURE 341

9.1 Introduction 341

9.2 Neural Networks 342

9.2.1 Fundamentals of Neurophysiology 343

Information-Processing in the Nervous System 345

9.2.2 Artificial Neural Networks 346

Taxonomy of ANN Models 347

Supervised Learning 349

Reinforcement Learning 350

Unsupervised Learning 351

Adaptive Linear Neurons 355

Training an Adaline Network

<i>Madaline Networks</i>	355
<i>Classical Perceptron</i>	356
Training Multilayer Perceptrons	357
Back-propagation Training Rule	358
XOR Example	360
Comments on Back-propagation Algorithm	365
<i>Hopfield Network</i>	364
Example of a Hopfield Network Application	366
9.2.3 Implementation of ANNs	370
9.3 Multiple-Valued Logic	371
9.4 Fuzzy Logic	374
9.4.1 Fuzzy Sets	376
<i>Fuzzy Relation</i>	379
9.4.2 Linguistic Variables and Fuzzy Rules	380
9.4.3 Control System	381
9.4.4 Architecture of a Fuzzy Logic Accelerator	389
References	391
Problems	394

APPENDIX A BASIC COMPONENTS OF VLSI DESIGN

A.1 Introduction	401
A.2 Basic VLSI Components and Fabrication Techniques	403
<i>The MOS Transistor</i>	403
<i>The Inverter</i>	405
A.3 Layout-level Description	406
References	412
Problems	412

**APPENDIX B COMBINATIONAL AND SEQUENTIAL
CIRCUITS 413****B.1 Combinational Circuits 413***Multiplexer and Demultiplexer 413**Decoder and Encoder 416**Programmable Logic Array 419***B.2 Sequential Circuits 421***Design of a Sequential Circuit by Using PLA 426***References 429****Problems 430****APPENDIX C HARDWARE DESCRIPTION
LANGUAGE: VHDL 432****C.1 Introduction 432****C.2 VHDL Views 435****C.3 Design Entity 440****C.4 Declaration of Items within a Design
Entity 443****C.4.1 Types 443****C.4.2 Objects 445****C.4.3 Component 446****C.4.4 Attributes 447****C.5 Expressions 447****C.5.1 Logical Operators 447****C.5.2 Relational Operators 448****C.5.3 Arithmetic Operators 448****C.6 Sequential Statements 449****C.6.1 Assignment Statements 449**

C.6.2 Wait Statements	451
C.6.3 If Statements	453
C.6.4 Case Statements	454
C.6.5 Loop Statement	454
C.7 Concurrent Statements	455
C.7.1 Process Statements	456
C.7.2 Block Statements	458
C.7.3 Concurrent Signal Assignment	460
C.7.4 Conditional Signal Assignment	460
C.7.5 Selected Signal Assignment	460
References	461
Problems	461
Index	463