Design of a CMOS Frequency Divider for Phase-Locked Loop @2.4GHz

Veuillez utiliser cette adresse pour citer ce document : https://di.univ-blida.dz/jspui/handle/123456789/25268

Titre:	Design of a CMOS Frequency Divider for Phase-Locked Loop @2.4GHz
Auteur(s):	HABOUSSI, Hamza Zineddine
Mots-clés:	Phase-Locked Loop, CMOS Technology, Frequency Divider, Integer-N PLL, Fractional-N PLL, Behavioral modeling, Verilog-A, Cadence virtuoso.
Date de publication:	2023
Editeur:	blida 1
Résumé:	Abstract: operating at 2.4GHz. The design and analysis were performed using Cadence Virtuoso with the CMOS 90nm process. The behavioral models, implemented using the hardware description language Verilog-A, were utilized for all other blocks of the PLL system. The results demonstrate the successful integration and functionality of both types of dividers. The study contributes to the understanding of PLL operation and highlights the differences between Integer-N and Fractional-N dividers.
Description:	4.621.1.1227 /p 91
URI/URL:	https://di.univ-blida.dz/jspui/handle/123456789/25268
Collection(s) :	Mémoires de Master

Fichier(s) constituant ce document :

Fichier	Description	Taille	Format
Thesisv4.pdf		13,08 MB	Adobe PDF	Voir/Ouvrir

DSpace JSPUI